18.2 Signal Description
The following table lists the external signals of the I
2
C interface and describes the function of each.
The I
2
C interface signals are alternate functions for some GPIO signals and default to be GPIO
signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible
GPIO pin placements for the I
2
C signals. The AFSEL bit in the GPIO Alternate Function Select
(GPIOAFSEL) register (page 770) should be set to choose the I
2
C function. The number in
parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control
(GPIOPCTL) register (page 787) to assign the I
2
C signal to the specified GPIO port pin. Note that
the I2CSDA pin should be set to open drain using the GPIO Open Drain Select (GPIOODR) register.
For more information on configuring GPIOs, see “General-Purpose Input/Outputs
(GPIOs)” on page 742.
Table 18-1. I2C Signals (128TQFP)
DescriptionBuffer TypePin TypePin Mux / Pin
Assignment
Pin NumberPin Name
I
2
C module 0 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPB2 (2)91I2C0SCL
I
2
C module 0 data.ODI/OPB3 (2)92I2C0SDA
I
2
C module 1 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPG0 (2)49I2C1SCL
I
2
C module 1 data.ODI/OPG1 (2)50I2C1SDA
I
2
C module 2 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPL1 (2)
PP5 (2)
PN5 (3)
82
106
112
I2C2SCL
I
2
C module 2 data.ODI/OPL0 (2)
PN4 (3)
81
111
I2C2SDA
I
2
C module 3 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPK4 (2)63I2C3SCL
I
2
C module 3 data.ODI/OPK5 (2)62I2C3SDA
I
2
C module 4 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPK6 (2)61I2C4SCL
I
2
C module 4 data.ODI/OPK7 (2)60I2C4SDA
I
2
C module 5 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPB0 (2)
PB4 (2)
95
121
I2C5SCL
I
2
C module 5 data.ODI/OPB1 (2)
PB5 (2)
96
120
I2C5SDA
I
2
C module 6 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPA6 (2)40I2C6SCL
I
2
C module 6 data.ODI/OPA7 (2)41I2C6SDA
I
2
C module 7 clock. Note that this signal has an
active pull-up. The corresponding port pin should
not be configured as open drain.
ODI/OPD0 (2)
PA4 (2)
1
37
I2C7SCL
I
2
C module 7 data.ODI/OPD1 (2)
PA5 (2)
2
38
I2C7SDA
1277June 18, 2014
Texas Instruments-Production Data
Tiva
™
TM4C1294NCPDT Microcontroller