EasyManuals Logo

Texas Instruments TM4C1294NCPDT User Manual

Texas Instruments TM4C1294NCPDT
1890 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #59 background imageLoading...
Page #59 background image
1.3.2.4 EEPROM (see page 615)
The TM4C1294NCPDT microcontroller includes an EEPROM with the following features:
6Kbytes of memory accessible as 1536 32-bit words
96 blocks of 16 words (64 bytes) each
Built-in wear leveling
Access protection per block
Lock protection option for the whole peripheral as well as per block using 32-bit to 96-bit unlock
codes (application selectable)
Interrupt support for write completion to avoid polling
Endurance of 500K writes (when writing at fixed offset in every alternate page in circular fashion)
to 15M operations (when cycling through two pages ) per each 2-page block.
1.3.3 External Peripheral Interface (see page 815)
The External Peripheral Interface (EPI) provides access to external devices using a parallel path.
Unlike communications peripherals such as SSI, UART, and I
2
C, the EPI is designed to act like a
bus to external peripherals and memory.
The EPI has the following features:
8/16/32-bit dedicated parallel bus for external peripherals and memory
Memory interface supports contiguous memory access independent of data bus width, thus
enabling code execution directly from SDRAM, SRAM and Flash memory
Blocking and non-blocking reads
Separates processor from timing details through use of an internal write FIFO
Efficient transfers using Micro Direct Memory Access Controller (µDMA)
Separate channels for read and write
Read channel request asserted by programmable levels on the internal Non-Blocking Read
FIFO (NBRFIFO)
Write channel request asserted by empty on the internal Write FIFO (WFIFO)
The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory
(SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also
provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same
way as a communication mechanism and is speed-controlled using clocking.
Synchronous Dynamic Random Access Memory (SDRAM) mode
Supports x16 (single data rate) SDRAM at up to 60 MHz
Supports low-cost SDRAMs up to 64 MB (512 megabits)
59June 18, 2014
Texas Instruments-Production Data
Tiva
TM4C1294NCPDT Microcontroller

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TM4C1294NCPDT and is the answer not in the manual?

Texas Instruments TM4C1294NCPDT Specifications

General IconGeneral
BrandTexas Instruments
ModelTM4C1294NCPDT
CategoryMicrocontrollers
LanguageEnglish

Related product manuals