Texas Instruments TM4C1294NCPDT - Register 11: I C Master Bus Monitor (I2 CMBMON), Offset 0 X02 C

Register 11: I
2
C Master Bus Monitor (I2CMBMON), offset 0x02C
This register is used to determine the SCL and SDA signal status.
I2C Master Bus Monitor (I2CMBMON)
I2C 0 base: 0x4002.0000
I2C 1 base: 0x4002.1000
I2C 2 base: 0x4002.2000
I2C 3 base: 0x4002.3000
I2C 4 base: 0x400C.0000
I2C 5 base: 0x400C.1000
I2C 6 base: 0x400C.2000
I2C 7 base: 0x400C.3000
I2C 8 base: 0x400B.8000
I2C 9 base: 0x400B.9000
Offset 0x02C
Type RO, reset 0x0000.0003
16171819202122232425262728293031
reserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
0123456789101112131415
SCLSDAreserved
ROROROROROROROROROROROROROROROROType
1100000000000000Reset
DescriptionResetTypeNameBit/Field
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0x0000.000ROreserved31:2
I
2
C SDA Status
DescriptionValue
The I2CSDA signal is low.0
The I2CSDA signal is high.1
1ROSDA1
I
2
C SCL Status
DescriptionValue
The I2CSCL signal is low.0
The I2CSCL signal is high.1
1ROSCL0
June 18, 20141328
Texas Instruments-Production Data
Inter-Integrated Circuit (I
2
C) Interface