Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C
This register indicates that the Flash memory controller has an interrupt condition. An interrupt is
sent to the interrupt controller only if the corresponding FCIM register bit is set.
Flash Controller Raw Interrupt Status (FCRIS)
Base 0x400F.D000
Offset 0x00C
Type RO, reset 0x0000.0000
16171819202122232425262728293031
reserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
0123456789101112131415
ARISPRISERISreservedVOLTRISINVDRISERRISreservedPROGRISreserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
DescriptionResetTypeNameBit/Field
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0x0000.000ROreserved31:14
Program Verify Error Raw Interrupt Status
DescriptionValue
An interrupt has not occurred.0
An interrupt is pending because the verify of a PROGRAM
operation failed. If this error occurs when using the Flash write
buffer, software must inspect the affected words to determine
where the error occurred.
1
This bit is cleared by writing a 1 to the PROGMISC bit in the FCMISC
register.
0ROPROGRIS13
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0ROreserved12
Erase Verify Error Raw Interrupt Status
DescriptionValue
An interrupt has not occurred.0
An interrupt is pending because the verify of an ERASE
operation failed. If this error occurs when using the Flash write
buffer, software must inspect the affected words to determine
where the error occurred.
1
This bit is cleared by writing a 1 to the ERMISC bit in the FCMISC
register.
0ROERRIS11
June 18, 2014630
Texas Instruments-Production Data
Internal Memory
To Next Page
Loading...
Need help?
General
