EasyManuals Logo
Home>Texas Instruments>Microcontrollers>TM4C1294NCPDT

Texas Instruments TM4C1294NCPDT User Manual

Texas Instruments TM4C1294NCPDT
1890 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #67 background imageLoading...
Page #67 background image
1.3.5.6 QSSI (see page 1226)
Quad Synchronous Serial Interface (QSSI) is a bi-directional communications interface that converts
data between parallel and serial. The QSSI module performs serial-to-parallel conversion on data
received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral
device. The QSSI module can be configured as either a master or slave device. As a slave device,
the QSSI module can also be configured to disable its output, which allows a master device to be
coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.
The QSSI module also includes a programmable bit rate clock divider and prescaler to generate
the output serial clock derived from the QSSI module's input clock. Bit rates are generated based
on the input clock and the maximum bit rate is determined by the connected peripheral.
The TM4C1294NCPDT microcontroller includes four QSSI modules with the following features:
Four QSSI channels with Advanced, Bi- and Quad-SSI functionality
Programmable interface operation for Freescale SPI or Texas Instruments synchronous serial
interfaces in Legacy Mode. Support for Freescale interface in Bi- and Quad-SSI mode.
Master or slave operation
Programmable clock bit rate and prescaler
Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
Programmable data frame size from 4 to 16 bits
Internal loopback test mode for diagnostic/debug testing
Standard FIFO-based interrupts and End-of-Transmission interrupt
Efficient transfers using Micro Direct Memory Access Controller (µDMA)
Separate channels for transmit and receive
Receive single request asserted when data is in the FIFO; burst request asserted when FIFO
contains 4 entries
Transmit single request asserted when there is space in the FIFO; burst request asserted
when four or more entries are available to be written in the FIFO
Maskable µDMA interrupts for receive and transmit complete
Global Alternate Clock (ALTCLK) resource or System Clock (SYSCLK) can be used to generate
baud clock.
1.3.6 System Integration
The TM4C1294NCPDT microcontroller provides a variety of standard system functions integrated
into the device, including:
Direct Memory Access Controller (DMA)
System control and clocks including on-chip precision 16-MHz oscillator
Eight 32-bit timers (each of which can be configured as two 16-bit timers)
67June 18, 2014
Texas Instruments-Production Data
Tiva
TM4C1294NCPDT Microcontroller

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TM4C1294NCPDT and is the answer not in the manual?

Texas Instruments TM4C1294NCPDT Specifications

General IconGeneral
BrandTexas Instruments
ModelTM4C1294NCPDT
CategoryMicrocontrollers
LanguageEnglish

Related product manuals