EasyManua.ls Logo

Texas Instruments TM4C1294NCPDT - Texas Instruments-Production Data

Texas Instruments TM4C1294NCPDT
1890 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
16 endpoints
1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
7 configurable IN endpoints and 7 configurable OUT endpoints
4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte
isochronous packet size
VBUS droop detection and interrupt
Integrated USB DMA with bus master capability
Up to eight RX Endpoint channels and up to eight TX Endpoint channels are available.
Each channel can be separately programmed to operate in different modes
Incremental burst transfers of 4-, 8-, 16- or unspecified length supported
1.3.5.4 UART (see page 1161)
A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C
serial communications, containing a transmitter (parallel-to-serial converter) and a receiver
(serial-to-parallel converter), each clocked separately.
The TM4C1294NCPDT microcontroller includes eight fully programmable 16C550-type UARTs.
Although the functionality is similar to a 16C550 UART, this UART design is not register compatible.
The UART can generate individually masked interrupts from the Rx, Tx, modem flow control, modem
status, and error conditions. The module generates a single combined interrupt when any of the
interrupts are asserted and are unmasked.
The eight UARTs have the following features:
Programmable baud-rate generator allowing speeds up to 7.5 Mbps for regular speed (divide
by 16) and 15 Mbps for high speed (divide by 8)
Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
Programmable FIFO length, including 1-byte deep operation providing conventional
double-buffered interface
FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
Standard asynchronous communication bits for start, stop, and parity
Line-break generation and detection
Fully programmable serial interface characteristics
5, 6, 7, or 8 data bits
Even, odd, stick, or no-parity bit generation/detection
1 or 2 stop bit generation
IrDA serial-IR (SIR) encoder/decoder providing
June 18, 201464
Texas Instruments-Production Data
Architectural Overview

Table of Contents

Related product manuals