Register 169: Universal Asynchronous Receiver/Transmitter Peripheral Ready
(PRUART), offset 0xA18
The PRUART register indicates whether the UART modules are ready to be accessed by software
following a change in status of power, Run mode clocking, or reset. A power change is initiated if
the corresponding PCUART bit is changed from 0 to 1. A Run mode clocking change is initiated if
the corresponding RCGCUART bit is changed. A reset change is initiated if the corresponding
SRUART bit is changed from 0 to 1.
The PRUART bit is cleared on any of the above events and is not set again until the module is
completely powered, enabled, and internally reset.
Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART)
Base 0x400F.E000
Offset 0xA18
Type RO, reset 0x0000.0000
16171819202122232425262728293031
reserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
0123456789101112131415
R0R1R2R3R4R5R6R7reserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
DescriptionResetTypeNameBit/Field
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0ROreserved31:8
UART Module 7 Peripheral Ready
DescriptionValue
UART module 7 is not ready for access. It is unclocked,
unpowered, or in the process of completing a reset sequence.
0
UART module 7 is ready for access.1
0ROR77
UART Module 6 Peripheral Ready
DescriptionValue
UART module 6 is not ready for access. It is unclocked,
unpowered, or in the process of completing a reset sequence.
0
UART module 6 is ready for access.1
0ROR66
UART Module 5 Peripheral Ready
DescriptionValue
UART module 5 is not ready for access. It is unclocked,
unpowered, or in the process of completing a reset sequence.
0
UART module 5 is ready for access.1
0ROR55
505June 18, 2014
Texas Instruments-Production Data
Tiva
™
TM4C1294NCPDT Microcontroller
To Next Page
Loading...
Need help?
General
