EasyManuals Logo

Texas Instruments TM4C1294NCPDT User Manual

Texas Instruments TM4C1294NCPDT
1890 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #591 background imageLoading...
Page #591 background image
Register 23: HIB Tamper I/O Control (HIBTPIO), offset 0x410
The HIB Tamper I/O Control (HIBTPIO) register provides control of the Tamper I/O.
Note: Except for the HIBIO and a portion of the HIBIC register, all other Hibernation module
registers are on the Hibernation module clock domain and have special timing requirements.
Software should make use of the WRC bit in the HIBCTL register to ensure that the required
timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See
“Register Access Timing” on page 535. The HIBIO register and bits RSTWK, PADIOWK and
WC of the HIBIC register do not require waiting for write to complete. Because these registers
are clocked by the system clock, writes to these registers/bits are immediate.
Writing to registers other than the HIBCTL and HIBIM before the CLK32EN bit in the HIBCTL
register has been set may produce unexpected results.
Note: Errant writes to the Tamper registers are protected by the Hibernate HIBLOCK register.
HIB Tamper I/O Control (HIBTPIO)
Base 0x400F.C000
Offset 0x410
Type RW, reset 0x0000.0000
16171819202122232425262728293031
EN2LEV2PUEN2GFLTR2reservedEN3LEV3PUEN3GFLTR3reserved
RWRWRWRWRORORORORWRWRWRWROROROROType
0000000000000000Reset
0123456789101112131415
EN0LEV0PUEN0GFLTR0reservedEN1LEV1PUEN1GFLTR1reserved
RWRWRWRWRORORORORWRWRWRWROROROROType
0000000000000000Reset
DescriptionResetTypeNameBit/Field
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0ROreserved31:28
TMPR3 Glitch Filtering
DescriptionValue
A trigger match level is ignored until the TMPR3 signal is stable
for two hibernate clocks.
0
A trigger match level is ignored until the TMPR3 signal is stable
for 3,071 Hibernate Clocks (93.7ms using 32.768 kHz).
1
0RWGFLTR327
TMPR3 Internal Weak Pull-up Enable
DescriptionValue
Pull-up disabled0
Pull-up enabled1
0RWPUEN326
591June 18, 2014
Texas Instruments-Production Data
Tiva
TM4C1294NCPDT Microcontroller

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TM4C1294NCPDT and is the answer not in the manual?

Texas Instruments TM4C1294NCPDT Specifications

General IconGeneral
BrandTexas Instruments
ModelTM4C1294NCPDT
CategoryMicrocontrollers
LanguageEnglish

Related product manuals