EasyManuals Logo

Texas Instruments TM4C1294NCPDT User Manual

Texas Instruments TM4C1294NCPDT
1890 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1513 background imageLoading...
Page #1513 background image
DescriptionResetTypeNameBit/Field
Full/Half Preset Level Value
DescriptionValue
If CNTPRST is set, all MMC counters get preset to almost-half
value. All octet counters get preset to 0x7FFF.F800 (half
value - 2 KB) and all frame-counters get preset to
0x7FFF.FFF0 (half value - 16).
0
If CNTPRST is set, all MMC counters get preset to almost-full
value. All octet counters get preset to 0xFFFF.F800 (full
value - 2 KB) and all frame-counters gets preset to
0xFFFF_FFF0 (full value - 16).
1
This bit, along with CNTPRST, is useful for debugging and testing the
assertion of interrupts because of MMC counter becoming half-full or
full.
For 16-bit counters, the almost-half preset values are 0x7800 and
0x7FF0 for the respective octet and frame counters. Similarly, the
almost-full preset values for the 16-bit counters are 0xF800 and 0xFFF0.
0RWCNTPRSTLVL5
Counters Preset
DescriptionValue
Normal operation.0
All counters are initialized or preset to almost full or almost half
according to the CNTPRSTLVL bit. The CNTPRST bit is cleared
automatically after 1 clock cycle.
1
This bit, along with CNTPRSTLVL, is useful for debugging and testing
the assertion of interrupts because of MMC counter becoming half-full
or full.
0RWCNTPRST4
MMC Counter Freeze
When this bit is set, it freezes all MMC counters to their current value.
Until this bit is reset, no MMC counter is updated because of any
transmitted or received frame. If any MMC counter is read with the
RSTONRD bit set, then that counter is also cleared in this mode.
DescriptionValue
MMC counters are updated when a frame is transmitted or
received.
0
When this bit is set, it freezes all MMC counters to their current
value. Until this bit is reset to 0, no MMC counter is updated
because of any transmitted or received frame.
1
0RWCNTFREEZ3
Reset on Read
DescriptionValue
No effect.0
MMC counters are reset to zero after a read (self-clearing after
reset). The counters are cleared when the least significant byte
lane (bits[7:0]) is read.
1
0x0RWRSTONRD2
1513June 18, 2014
Texas Instruments-Production Data
Tiva
TM4C1294NCPDT Microcontroller

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TM4C1294NCPDT and is the answer not in the manual?

Texas Instruments TM4C1294NCPDT Specifications

General IconGeneral
BrandTexas Instruments
ModelTM4C1294NCPDT
CategoryMicrocontrollers
LanguageEnglish

Related product manuals