in operational ranges. The BOR monitor is used to generate a reset to the device or assert an
interrupt if the V
DD
supply drops below its operational range.
Note: V
DDA
BOR and V
DD
BOR events are a combined BOR to the system logic, such that if either
BOR event occurs, the following bits are affected:
■ BORRIS bit in the Raw Interrupt Status (RIS) register, System Control offset 0x050.
See page 261.
■ BORMIS bit in the Masked Interrupt Status and Clear (MISC) register, System Control
offset 0x058. This bit is set only if the BORIM bit in the Interrupt Mask Control (IMC)
register has been set. See page 263 and page 265.
■ BOR bit in the Reset Cause (RESC) register, System Control offset 0x05C. This bit is
set only if either of the BOR events have been configured to initiate a reset. See page 267.
In addition, the following bits control both BOR events:
■ BORIM bit in the Interrupt Mask Control (IMC) register, System Control offset 0x054.
■ VDDA_UBOR0 and VDD_UBOR0 bits in the Power-Temperature Cause (PWRTC) register.
Please refer to “System Control” on page 220 for more information on how to configure these
registers.
Figure 27-5 on page 1828 shows the relationship between V
DD
, POK, POR and a BOR event.
Figure 27-5. Power and Brown-Out Assertions vs V
DD
Levels
P2
VDD
P7
RISE
P8
POK
VDD
MIN
1
0
P7
FALL
BOR
1
0
27.6.3 V
DDC
Levels
The V
DDC
supply has one monitor, the Power-OK (POK). The POK monitor is used to keep the
digital circuitry in reset until the V
DDC
power supply is at an acceptable operational level. The digital
reset is only released when the Power-On Reset has deasserted and all of the Power-OK monitors
for each of the supplies indicate that power levels are in operational ranges. Figure 27-6 on page 1829
shows the relationship between POK and V
DDC
.
June 18, 20141828
Texas Instruments-Production Data
Electrical Characteristics
To Next Page
Loading...
Need help?
General
