Register 8: Ethernet MAC VLAN Tag (EMACVLANTG), offset 0x01C ............................................... 1489
Register 9: Ethernet MAC Status (EMACSTATUS), offset 0x024 ...................................................... 1491
Register 10: Ethernet MAC Remote Wake-Up Frame Filter (EMACRWUFF), offset 0x028 ................... 1494
Register 11: Ethernet MAC PMT Control and Status Register (EMACPMTCTLSTAT), offset 0x02C ..... 1495
Register 12: Ethernet MAC Raw Interrupt Status (EMACRIS), offset 0x038 ........................................ 1497
Register 13: Ethernet MAC Interrupt Mask (EMACIM), offset 0x03C ................................................... 1499
Register 14: Ethernet MAC Address 0 High (EMACADDR0H), offset 0x040 ........................................ 1500
Register 15: Ethernet MAC Address 0 Low Register (EMACADDR0L), offset 0x044 ............................ 1501
Register 16: Ethernet MAC Address 1 High (EMACADDR1H), offset 0x048 ........................................ 1502
Register 17: Ethernet MAC Address 1 Low (EMACADDR1L), offset 0x04C ........................................ 1504
Register 18: Ethernet MAC Address 2 High (EMACADDR2H), offset 0x050 ........................................ 1505
Register 19: Ethernet MAC Address 2 Low (EMACADDR2L), offset 0x054 ......................................... 1507
Register 20: Ethernet MAC Address 3 High (EMACADDR3H), offset 0x058 ........................................ 1508
Register 21: Ethernet MAC Address 3 Low (EMACADDR3L), offset 0x05C ........................................ 1510
Register 22: Ethernet MAC Watchdog Timeout (EMACWDOGTO), offset 0x0DC ................................ 1511
Register 23: Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100 ........................................ 1512
Register 24: Ethernet MAC MMC Receive Raw Interrupt Status (EMACMMCRXRIS), offset 0x104 ...... 1515
Register 25: Ethernet MAC MMC Transmit Raw Interrupt Status (EMACMMCTXRIS), offset 0x108 ..... 1517
Register 26: Ethernet MAC MMC Receive Interrupt Mask (EMACMMCRXIM), offset 0x10C ................ 1519
Register 27: Ethernet MAC MMC Transmit Interrupt Mask (EMACMMCTXIM), offset 0x110 ................. 1521
Register 28: Ethernet MAC Transmit Frame Count for Good and Bad Frames (EMACTXCNTGB), offset
0x118 .......................................................................................................................... 1523
Register 29: Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision
(EMACTXCNTSCOL), offset 0x14C .............................................................................. 1524
Register 30: Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions
(EMACTXCNTMCOL), offset 0x150 .............................................................................. 1525
Register 31: Ethernet MAC Transmit Octet Count Good (EMACTXOCTCNTG), offset 0x164 ............... 1526
Register 32: Ethernet MAC Receive Frame Count for Good and Bad Frames (EMACRXCNTGB), offset
0x180 .......................................................................................................................... 1527
Register 33: Ethernet MAC Receive Frame Count for CRC Error Frames (EMACRXCNTCRCERR), offset
0x194 .......................................................................................................................... 1528
Register 34: Ethernet MAC Receive Frame Count for Alignment Error Frames (EMACRXCNTALGNERR),
offset 0x198 ................................................................................................................. 1529
Register 35: Ethernet MAC Receive Frame Count for Good Unicast Frames (EMACRXCNTGUNI), offset
0x1C4 ......................................................................................................................... 1530
Register 36: Ethernet MAC VLAN Tag Inclusion or Replacement (EMACVLNINCREP), offset 0x584 .... 1531
Register 37: Ethernet MAC VLAN Hash Table (EMACVLANHASH), offset 0x588 ................................ 1533
Register 38: Ethernet MAC Timestamp Control (EMACTIMSTCTRL), offset 0x700 ............................. 1534
Register 39: Ethernet MAC Sub-Second Increment (EMACSUBSECINC), offset 0x704 ....................... 1538
Register 40: Ethernet MAC System Time - Seconds (EMACTIMSEC), offset 0x708 ............................ 1539
Register 41: Ethernet MAC System Time - Nanoseconds (EMACTIMNANO), offset 0x70C .................. 1540
Register 42: Ethernet MAC System Time - Seconds Update (EMACTIMSECU), offset 0x710 .............. 1541
Register 43: Ethernet MAC System Time - Nanoseconds Update (EMACTIMNANOU), offset 0x714 .... 1542
Register 44: Ethernet MAC Timestamp Addend (EMACTIMADD), offset 0x718 ................................... 1543
Register 45: Ethernet MAC Target Time Seconds (EMACTARGSEC), offset 0x71C ............................ 1544
Register 46: Ethernet MAC Target Time Nanoseconds (EMACTARGNANO), offset 0x720 ................... 1545
Register 47: Ethernet MAC System Time-Higher Word Seconds (EMACHWORDSEC), offset 0x724 .... 1546
Register 48: Ethernet MAC Timestamp Status (EMACTIMSTAT), offset 0x728 .................................... 1547
Register 49: Ethernet MAC PPS Control (EMACPPSCTRL), offset 0x72C .......................................... 1548
June 18, 201440
Texas Instruments-Production Data
Table of Contents
To Next Page
Loading...
Need help?
General
