Texas Instruments AFE79 Series - 2.16.259 Register 424 h (offset = 424 h) [reset = 1 h]; 2.16.260 Register 427 h (offset = 427 h) [reset = 0 h]

IO Wrap Register Map www.ti.com
1074
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-2537. Register 423 Field Descriptions
Bit Field Type Reset Description
3-1
ACTIV_BIR_DIR_C
TRL_GPIO_8
R/W 0h
Control to indicate whether the GPIO_8 needs dynamic ouptu
t enabling.
0 to 3 --> Static direction
4 --> Use the IO for 3 pin SPI B2 SDIO.
5 --> Use the IO for 4 pin SPI B2 SDO
6 --> Use the IO for 3 pin SPI B1 SDIO.
7 --> use the IO for 4 pin SPI B1 SDO.
0-0 reserved R/W 0h
2.16.259 Register 424h (offset = 424h) [reset = 1h]
Figure 2-2522. Register 424h
7 6 5 4 3 2 1 0
reserved reserved BUF_DIR_CTRL_GPIO_9
R/W-0h R/W-0h R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2538. Register 424 Field Descriptions
Bit Field Type Reset Description
7-5 reserved R/W 0h
4-2 reserved R/W 0h
1-0
BUF_DIR_CTRL_G
PIO_9
R/W 1h
Controls the direction of GPIO
0 both input and output are not selected.. can be used for
analog
1 input mode
2 output mode
3 shouldnt be used
2.16.260 Register 427h (offset = 427h) [reset = 0h]
Figure 2-2523. Register 427h
7 6 5 4 3 2 1 0
ACTIV_BIR_DIR_CTRL_GPIO_9 reserved
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2539. Register 427 Field Descriptions
Bit Field Type Reset Description
3-1
ACTIV_BIR_DIR_C
TRL_GPIO_9
R/W 0h
Control to indicate whether the GPIO_9 needs dynamic ouptu
t enabling.
0 to 3 --> Static direction
4 --> Use the IO for 3 pin SPI B2 SDIO.
5 --> Use the IO for 4 pin SPI B2 SDO
6 --> Use the IO for 3 pin SPI B1 SDIO.
7 --> use the IO for 4 pin SPI B1 SDO.
0-0 reserved R/W 0h