Texas Instruments AFE79 Series - 2.13.28 Register 104 h (offset = 104 h) [reset = 0 h]; 2.13.29 Register 105 h (offset = 105 h) [reset = 0 h]; 2.13.30 Register 106 h (offset = 106 h) [reset = 0 h]

www.ti.com RX Top Register Map
719
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-1452. Register 102 Field Descriptions
Bit Field Type Reset Description
5-0
RX_DDC_BAND0_
NCO0_FMULT[21:
16]
R/W 0h
Frequency shift corresponding to the fcw of nco0 of band0,
expressed in kHz, less the closest multiple of Fadc/16. Value
programmed here should correspond to the nco0 fcw of
band0, and should be a value between [-Fadc/32 and
+Fadc/32].
The System Configuration Macros automatically compute and
configure this, and are hence strongly recommended.
2.13.28 Register 104h (offset = 104h) [reset = 0h]
Figure 2-1440. Register 104h
7 6 5 4 3 2 1 0
RX_DDC_BAND0_NCO1_FMULT[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1453. Register 104 Field Descriptions
Bit Field Type Reset Description
7-0
RX_DDC_BAND0_
NCO1_FMULT[7:0]
R/W 0h
Frequency shift corresponding to the fcw of nco1 of band0,
expressed in kHz, less the closest multiple of Fadc/16. Value
programmed here should correspond to the nco1 fcw of
band0, and should be a value between [-Fadc/32 and
+Fadc/32]..
The System Configuration Macros automatically compute and
configure this, and are hence strongly recommended.
2.13.29 Register 105h (offset = 105h) [reset = 0h]
Figure 2-1441. Register 105h
7 6 5 4 3 2 1 0
RX_DDC_BAND0_NCO1_FMULT[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1454. Register 105 Field Descriptions
Bit Field Type Reset Description
7-0
RX_DDC_BAND0_
NCO1_FMULT[15:
8]
R/W 0h
Frequency shift corresponding to the fcw of nco1 of band0,
expressed in kHz, less the closest multiple of Fadc/16. Value
programmed here should correspond to the nco1 fcw of
band0, and should be a value between [-Fadc/32 and
+Fadc/32]..
The System Configuration Macros automatically compute and
configure this, and are hence strongly recommended.
2.13.30 Register 106h (offset = 106h) [reset = 0h]
Figure 2-1442. Register 106h
7 6 5 4 3 2 1 0
RX_DDC_BAND0_NCO1_FMULT[21:16]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset