JESD_SUBCHIP Register Map
www.ti.com
238
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-182. Register 15D Field Descriptions
Bit Field Type Reset Description
7-4
SERDESAB_PHY_
READY
R 0h
register indicating SerdesAB SRX1, SRX2, SRX3 and SRX4
PHY READY register bits
[3] = SRX4 PHY READY
[2] = SRX3 PHY READY
[1] = SRX2 PHY READY
[0] = SRX1 PHY READY
3-0
SERDESAB_LOS_
INDICATOR
R 0h
register indicating SerdesAB SRX1, SRX2, SRX3 and SRX4
LOS indicator register bits
[3] = SRX4 LOS indicator
[2] = SRX3 LOS indicator
[1] = SRX2 LOS indicator
[0] = SRX1 LOS indicator
2.3.139 Register 15Eh (offset = 15Eh) [reset = 0h]
Figure 2-180. Register 15Eh
7 6 5 4 3 2 1 0
SERDESCD_PHY_READY SERDESCD_LOS_INDICATOR
R-0h R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-183. Register 15E Field Descriptions
Bit Field Type Reset Description
7-4
SERDESCD_PHY_
READY
R 0h
register indicating SerdesCD SRX5, SRX6, SRX7 and SRX8
PHY READY register bits
[3] = SRX8 PHY READY
[2] = SRX7 PHY READY
[1] = SRX6 PHY READY
[0] = SRX5 PHY READY
3-0
SERDESCD_LOS_
INDICATOR
R 0h
register indicating SerdesCD SRX5, SRX6, SRX7 and SRX8
LOS indicator register bits
[3] = SRX8 LOS indicator
[2] = SRX7 LOS indicator
[1] = SRX6 LOS indicator
[0] = SRX5 LOS indicator
2.3.140 Register 15Fh (offset = 15Fh) [reset = 0h]
Figure 2-181. Register 15Fh
7 6 5 4 3 2 1 0
SERDESCD_P
LL_LOSS_OF_
LOCK
SERDESAB_P
LL_LOSS_OF_
LOCK
R-0h R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-184. Register 15F Field Descriptions
Bit Field Type Reset Description
1-1
SERDESCD_PLL_
LOSS_OF_LOCK
R 0h register indicating SerdesCD PLL loss-of-lock
0-0
SERDESAB_PLL_
LOSS_OF_LOCK
R 0h register indicating SerdesAB PLL loss-of-lock