IO Wrap Register Map
www.ti.com
1154
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.470 Register 899h (offset = 899h) [reset = 2h]
Figure 2-2733. Register 899h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_SPIB1_CS_
N
OVR_INTPI_S
PIB1_CS_N
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2749. Register 899 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
SPIB1_CS_N
R/W 1h
control to select whether the input function intpi_spib1_cs_n
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_SPIB1
_CS_N
R/W 0h override value for ovr_sel_intpi_spib1_cs_n is made high
2.16.471 Register 89Ch (offset = 89Ch) [reset = 0h]
Figure 2-2734. Register 89Ch
7 6 5 4 3 2 1 0
SEL_INTPI_SPIB1_CLK POL_INTPI_SP
IB1_CLK
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2750. Register 89C Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_SPIB1
_CLK
R/W 0h
select control for intpi_spib1_clk. 0 indicates take from parallel
GPIO 1 indicates take from Serial LVDS GPIO 2 indicates
take from Serdes GPIO
0-0
POL_INTPI_SPIB1
_CLK
R/W 0h
polarity control for intpi_spib1_clk. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.472 Register 89Dh (offset = 89Dh) [reset = 2h]
Figure 2-2735. Register 89Dh
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_SPIB1_CLK
OVR_INTPI_S
PIB1_CLK
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2751. Register 89D Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
SPIB1_CLK
R/W 1h
control to select whether the input function intpi_spib1_clk
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_SPIB1
_CLK
R/W 0h override value for ovr_sel_intpi_spib1_clk is made high
To Next Page
Loading...
Need help?
General
