www.ti.com
ADC JESD Register Map
415
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.5.85 Register 88h (offset = 88h) [reset = 0h]
Figure 2-581. Register 88h
7 6 5 4 3 2 1 0
LINK0_INIT_O_MF_COUNTER[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-586. Register 88 Field Descriptions
Bit Field Type Reset Description
7-0
LINK0_INIT_O_MF
_COUNTER[7:0]
R/W 0h
Config for STX1/5
In JESD-B. Register is used as init value of o_mf_counter in
sysref block
In JESD-C,
[4:0] - used to reset blk_ctr
[9:5] - used to reset mblk_ctr
Value has to be multiples of 8. All values cannot be handled
due to assumption of frame_end and multiframe_end in a
specific pattern
2.5.86 Register 89h (offset = 89h) [reset = 0h]
Figure 2-582. Register 89h
7 6 5 4 3 2 1 0
0 0 0 LINK0_INIT_O_MF_COUNTER[12:8]
R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-587. Register 89 Field Descriptions
Bit Field Type Reset Description
7-5 0 R/W 0h Must read or write 0
4-0
LINK0_INIT_O_MF
_COUNTER[12:8]
R/W 0h
Config for STX1/5
In JESD-B. Register is used as init value of o_mf_counter in
sysref block
In JESD-C,
[4:0] - used to reset blk_ctr
[9:5] - used to reset mblk_ctr
Value has to be multiples of 8. All values cannot be handled
due to assumption of frame_end and multiframe_end in a
specific pattern
2.5.87 Register 8Ah (offset = 8Ah) [reset = 0h]
Figure 2-583. Register 8Ah
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 LINK0_ERR_C
NT_CLR
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset