IO Wrap Register Map
www.ti.com
1138
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.422 Register 829h (offset = 829h) [reset = 2h]
Figure 2-2685. Register 829h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXAB_DSA
_GAIN_4
OVR_INTPI_R
XAB_DSA_GAI
N_4
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2701. Register 829 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXAB_DSA_GAIN
_4
R/W 1h
control to select whether the input function
intpi_rxab_dsa_gain_4 needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXAB
_DSA_GAIN_4
R/W 0h
override value for ovr_sel_intpi_rxab_dsa_gain_4 is made
high
2.16.423 Register 82Ch (offset = 82Ch) [reset = 0h]
Figure 2-2686. Register 82Ch
7 6 5 4 3 2 1 0
SEL_INTPI_RXAB_DSA_GAIN_
5
POL_INTPI_RX
AB_DSA_GAIN
_5
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2702. Register 82C Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RXAB
_DSA_GAIN_5
R/W 0h
select control for intpi_rxab_dsa_gain_5. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RXAB
_DSA_GAIN_5
R/W 0h
polarity control for intpi_rxab_dsa_gain_5. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.424 Register 82Dh (offset = 82Dh) [reset = 2h]
Figure 2-2687. Register 82Dh
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXAB_DSA
_GAIN_5
OVR_INTPI_R
XAB_DSA_GAI
N_5
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2703. Register 82D Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXAB_DSA_GAIN
_5
R/W 1h
control to select whether the input function
intpi_rxab_dsa_gain_5 needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXAB
_DSA_GAIN_5
R/W 0h
override value for ovr_sel_intpi_rxab_dsa_gain_5 is made
high