Texas Instruments AFE79 Series - 2.15.34 Register A8 h (offset = A8 h) [reset = 0 h]; 2.15.35 Register ACh (offset = ACh) [reset = 0 h]; 2.15.36 Register ADh (offset = ADh) [reset = 0 h]

Timing Controller Register Map www.ti.com
970
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-2255. Register A7 Field Descriptions
Bit Field Type Reset Description
1-0
ENABLE_RX_GAI
N_SWAP_D
R/W 0h
Acts as an EN for rxgswap for each bit of chD. If a bit of the
enable is 0, then the corresponding gain_swap bit will be
always 0.
2.15.34 Register A8h (offset = A8h) [reset = 0h]
Figure 2-2241. Register A8h
7 6 5 4 3 2 1 0
BROADCAST_
SWAP_RX
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2256. Register A8 Field Descriptions
Bit Field Type Reset Description
0-0
BROADCAST_SW
AP_RX
R/W 0h
Whether to broadcast swap_rx from AB to CD or not. '0'
means no broadcast, 1 means broadcast.
2.15.35 Register ACh (offset = ACh) [reset = 0h]
Figure 2-2242. Register ACh
7 6 5 4 3 2 1 0
BROADCAST_
RXNCOSEL
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2257. Register AC Field Descriptions
Bit Field Type Reset Description
0-0
BROADCAST_RX
NCOSEL
R/W 0h
Setting this to '1' broadcasts to both RxAB and RxCD the
same ncosel.
2.15.36 Register ADh (offset = ADh) [reset = 0h]
Figure 2-2243. Register ADh
7 6 5 4 3 2 1 0
RXNCOSEL_MODE_AB
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2258. Register AD Field Descriptions
Bit Field Type Reset Description
1-0
RXNCOSEL_MOD
E_AB
R/W 0h
The 4 bits of NCOSel get routed to both A and B channels
according to mode as follow. (NCOsel for (band1), (band0))
00 -> (b0),(b0,b0.b0,b0)
01 -> (b1),(b1,b0,b1,b0)
02 -> (0),(b3,b2,b1,b0)
03 -> (0),(0,0,0,0)