RX Top Register Map
www.ti.com
818
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.361 Register 57Dh (offset = 57Dh) [reset = 0h]
Figure 2-1773. Register 57Dh
7 6 5 4 3 2 1 0
RX_AGC_BAND1_LNA_PHASE
0[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1786. Register 57D Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND1_
LNA_PHASE0[9:8]
R/W 0h
LNA Phase for Band1 for temp index 0 in case of External
LNA Control , Phase for DVGA Index 32 in case of External
DVGA control
2.13.362 Register 57Eh (offset = 57Eh) [reset = 0h]
Figure 2-1774. Register 57Eh
7 6 5 4 3 2 1 0
RX_AGC_BAND1_LNA_PHASE1[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1787. Register 57E Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND1_
LNA_PHASE1[7:0]
R/W 0h
LNA Phase for Band1 for temp index 1 in case of External
LNA Control , Phase for DVGA Index 33 in case of External
DVGA control
2.13.363 Register 57Fh (offset = 57Fh) [reset = 0h]
Figure 2-1775. Register 57Fh
7 6 5 4 3 2 1 0
RX_AGC_BAND1_LNA_PHASE
1[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1788. Register 57F Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND1_
LNA_PHASE1[9:8]
R/W 0h
LNA Phase for Band1 for temp index 1 in case of External
LNA Control , Phase for DVGA Index 33 in case of External
DVGA control
2.13.364 Register 580h (offset = 580h) [reset = 0h]
Figure 2-1776. Register 580h
7 6 5 4 3 2 1 0
RX_AGC_BAND1_LNA_PHASE2[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset