Texas Instruments AFE79 Series - 2.5.192 Register 112 h (offset = 112 h) [reset = 0 h]; 2.5.193 Register 113 h (offset = 113 h) [reset = 0 h]; 2.5.194 Register 114 h (offset = 114 h) [reset = 0 h]; 2.5.195 Register 115 h (offset = 115 h) [reset = 0 h]

www.ti.com ADC JESD Register Map
451
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.5.192 Register 112h (offset = 112h) [reset = 0h]
Figure 2-688. Register 112h
7 6 5 4 3 2 1 0
JESD_SHORT_TEST_PATTERN_INPUT3[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-693. Register 112 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORT_TE
ST_PATTERN_INP
UT3[7:0]
R/W 0h
Used when jesd_short_test_pattern_override or
fb_jesd_short_test_pattern_override are set
ADC sample3
2.5.193 Register 113h (offset = 113h) [reset = 0h]
Figure 2-689. Register 113h
7 6 5 4 3 2 1 0
JESD_SHORT_TEST_PATTERN_INPUT3[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-694. Register 113 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORT_TE
ST_PATTERN_INP
UT3[15:8]
R/W 0h
Used when jesd_short_test_pattern_override or
fb_jesd_short_test_pattern_override are set
ADC sample3
2.5.194 Register 114h (offset = 114h) [reset = 0h]
Figure 2-690. Register 114h
7 6 5 4 3 2 1 0
JESD_SHORT_TEST_PATTERN_INPUT4[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-695. Register 114 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORT_TE
ST_PATTERN_INP
UT4[7:0]
R/W 0h
Used when jesd_short_test_pattern_override or
fb_jesd_short_test_pattern_override are set
ADC sample4
2.5.195 Register 115h (offset = 115h) [reset = 0h]
Figure 2-691. Register 115h
7 6 5 4 3 2 1 0
JESD_SHORT_TEST_PATTERN_INPUT4[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset