RX Top Register Map
www.ti.com
806
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.319 Register 553h (offset = 553h) [reset = 0h]
Figure 2-1731. Register 553h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
11[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1744. Register 553 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE11[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 11 in case of External
LNA Control , Phase for DVGA Index 11 in case of External
DVGA control
2.13.320 Register 554h (offset = 554h) [reset = 0h]
Figure 2-1732. Register 554h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE12[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1745. Register 554 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND0_
LNA_PHASE12[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 12 in case of External
LNA Control , Phase for DVGA Index 12 in case of External
DVGA control
2.13.321 Register 555h (offset = 555h) [reset = 0h]
Figure 2-1733. Register 555h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
12[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1746. Register 555 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE12[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 12 in case of External
LNA Control , Phase for DVGA Index 12 in case of External
DVGA control
2.13.322 Register 556h (offset = 556h) [reset = 0h]
Figure 2-1734. Register 556h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE13[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset