JESD_SUBCHIP Register Map
www.ti.com
254
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-227. Register 1A2 Field Descriptions
Bit Field Type Reset Description
7-0
SPARE_OUT_REG
6
R/W 0h spare registers out
2.3.184 Register 1A3h (offset = 1A3h) [reset = 0h]
Figure 2-225. Register 1A3h
7 6 5 4 3 2 1 0
SPARE_OUT_REG7
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-228. Register 1A3 Field Descriptions
Bit Field Type Reset Description
7-0
SPARE_OUT_REG
7
R/W 0h spare registers out
2.3.185 Register 1A4h (offset = 1A4h) [reset = 0h]
Figure 2-226. Register 1A4h
7 6 5 4 3 2 1 0
SPARE_IN[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-229. Register 1A4 Field Descriptions
Bit Field Type Reset Description
7-0 SPARE_IN[7:0] R 0h spare registers in
2.3.186 Register 1A5h (offset = 1A5h) [reset = 0h]
Figure 2-227. Register 1A5h
7 6 5 4 3 2 1 0
SPARE_IN[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-230. Register 1A5 Field Descriptions
Bit Field Type Reset Description
7-0 SPARE_IN[15:8] R 0h spare registers in
2.3.187 Register 1A6h (offset = 1A6h) [reset = 0h]
Figure 2-228. Register 1A6h
7 6 5 4 3 2 1 0
SPARE_IN[23:16]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset