Texas Instruments AFE79 Series - 2.16.437 Register 848 h (offset = 848 h) [reset = 0 h]; 2.16.438 Register 849 h (offset = 849 h) [reset = 2 h]; 2.16.439 Register 84 Ch (offset = 84 Ch) [reset = 0 h]

www.ti.com IO Wrap Register Map
1143
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.437 Register 848h (offset = 848h) [reset = 0h]
Figure 2-2700. Register 848h
7 6 5 4 3 2 1 0
SEL_INTPI_RXCD_DSA_GAIN_
4
POL_INTPI_RX
CD_DSA_GAIN
_4
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2716. Register 848 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RXCD
_DSA_GAIN_4
R/W 0h
select control for intpi_rxcd_dsa_gain_4. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RXCD
_DSA_GAIN_4
R/W 0h
polarity control for intpi_rxcd_dsa_gain_4. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.438 Register 849h (offset = 849h) [reset = 2h]
Figure 2-2701. Register 849h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_RXCD_DSA
_GAIN_4
OVR_INTPI_R
XCD_DSA_GAI
N_4
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2717. Register 849 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXCD_DSA_GAIN
_4
R/W 1h
control to select whether the input function
intpi_rxcd_dsa_gain_4 needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXCD
_DSA_GAIN_4
R/W 0h override value for ovr_sel_intpi_rxcd_dsa_gain_4 is made high
2.16.439 Register 84Ch (offset = 84Ch) [reset = 0h]
Figure 2-2702. Register 84Ch
7 6 5 4 3 2 1 0
SEL_INTPI_RXCD_DSA_GAIN_
5
POL_INTPI_RX
CD_DSA_GAIN
_5
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2718. Register 84C Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_RXCD
_DSA_GAIN_5
R/W 0h
select control for intpi_rxcd_dsa_gain_5. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_RXCD
_DSA_GAIN_5
R/W 0h
polarity control for intpi_rxcd_dsa_gain_5. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal