Texas Instruments AFE79 Series - 2.3.152 Register 16 Eh (offset = 16 Eh) [reset = 0 h]; 2.3.153 Register 170 h (offset = 170 h) [reset = 0 h]; 2.3.154 Register 171 h (offset = 171 h) [reset = 0 h]

www.ti.com JESD_SUBCHIP Register Map
243
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.3.152 Register 16Eh (offset = 16Eh) [reset = 0h]
Figure 2-193. Register 16Eh
7 6 5 4 3 2 1 0
DBG_FBCD_ASYNC_FIFO_ALARM DBG_FBAB_ASYNC_FIFO_ALARM
R-0h R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-196. Register 16E Field Descriptions
Bit Field Type Reset Description
7-4
DBG_FBCD_ASYN
C_FIFO_ALARM
R 0h
overflow/underflow flag for FB-C to JESD Async fifo. Only bit0
is valid.
3-0
DBG_FBAB_ASYN
C_FIFO_ALARM
R 0h
overflow/underflow flag for FB-A to JESD Async fifo. Only bit0
is valid.
2.3.153 Register 170h (offset = 170h) [reset = 0h]
Figure 2-194. Register 170h
7 6 5 4 3 2 1 0
DBG_RXB_AFIFO_SYSREF_SPACING DBG_RXA_AFIFO_SYSREF_SPACING
R-0h R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-197. Register 170 Field Descriptions
Bit Field Type Reset Description
7-4
DBG_RXB_AFIFO
_SYSREF_SPACI
NG
R 0h
Debug:
For async fifo sysref spacing
3-0
DBG_RXA_AFIFO
_SYSREF_SPACI
NG
R 0h
Debug:
For async fifo sysref spacing
2.3.154 Register 171h (offset = 171h) [reset = 0h]
Figure 2-195. Register 171h
7 6 5 4 3 2 1 0
DBG_RXD_AFIFO_SYSREF_SPACING DBG_RXC_AFIFO_SYSREF_SPACING
R-0h R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-198. Register 171 Field Descriptions
Bit Field Type Reset Description
7-4
DBG_RXD_AFIFO
_SYSREF_SPACI
NG
R 0h
Debug:
For async fifo sysref spacing
3-0
DBG_RXC_AFIFO
_SYSREF_SPACI
NG
R 0h
Debug:
For async fifo sysref spacing