www.ti.com
IO Wrap Register Map
1189
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.574 Register 1070h (offset = 1070h) [reset = 0h]
Figure 2-2837. Register 1070h
7 6 5 4 3 2 1 0
POL_INTPO_R
XA_PKDET_1
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2853. Register 1070 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXA_
PKDET_1
R/W 0h
polarity control for intpo_rxa_pkdet_1. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.575 Register 1071h (offset = 1071h) [reset = 2h]
Figure 2-2838. Register 1071h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PO_RXA_PKD
ET_1
OVR_INTPO_R
XA_PKDET_1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2854. Register 1071 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPO_
RXA_PKDET_1
R/W 1h
control to select whether the input function intpo_rxa_pkdet_1
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPO_RXA
_PKDET_1
R/W 0h
override value for intpo_rxa_pkdet_1 when
ovr_sel_intpo_rxa_pkdet_1 is made high
2.16.576 Register 1074h (offset = 1074h) [reset = 0h]
Figure 2-2839. Register 1074h
7 6 5 4 3 2 1 0
POL_INTPO_R
XA_PKDET_2
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2855. Register 1074 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXA_
PKDET_2
R/W 0h
polarity control for intpo_rxa_pkdet_2. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal