JESD_SUBCHIP Register Map
www.ti.com
176
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-71. Register 41 Field Descriptions
Bit Field Type Reset Description
6-4
MUX_SEL_RXC_B
2_Q_FOR_2R1F_
CD
R/W 2h
TO CONTROL DATA GOING TO 2R1F_CD i.e.
STX5,STX6,STX7,STX8 (assuming no lane-mux)
Selects the ddc stream that is to be routed to jesd 2R1F
instance1 rxc_3
0 : b1_rxc_q/rxc_q_s0
1 : b2_rxc_q/rxc_q_s1
2 : b1_rxd_q/rxd_q_s0
3 : b2_rxd_q/rxd_q_s1
4 : b1_rxa_q/rxa_q_s0
5 : b2_rxa_q/rxa_q_s1
6 : b1_rxb_q/rxb_q_s0
7 : b2_rxb_q/rxb_q_s1
Using LATTE to configure this register is recommended.
2-0
MUX_SEL_RXC_B
2_I_FOR_2R1F_C
D
R/W 2h
TO CONTROL DATA GOING TO 2R1F_CD i.e.
STX5,STX6,STX7,STX8 (assuming no lane-mux)
Selects the ddc stream that is to be routed to jesd 2R1F
instance1 rxc_2
0 : b1_rxc_i/rxc_i_s0
1 : b2_rxc_i/rxc_i_s1
2 : b1_rxd_i/rxd_i_s0
3 : b2_rxd_i/rxd_i_s1
4 : b1_rxa_i/rxa_i_s0
5 : b2_rxa_i/rxa_i_s1
6 : b1_rxb_i/rxb_i_s0
7 : b2_rxb_i/rxb_i_s1
Using LATTE to configure this register is recommended.
2.3.28 Register 42h (offset = 42h) [reset = 22h]
Figure 2-69. Register 42h
7 6 5 4 3 2 1 0
MUX_SEL_RXD_B1_Q_FOR_2R1F_CD MUX_SEL_RXD_B1_I_FOR_2R1F_CD
R/W-2h R/W-2h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-72. Register 42 Field Descriptions
Bit Field Type Reset Description
6-4
MUX_SEL_RXD_B
1_Q_FOR_2R1F_
CD
R/W 2h
TO CONTROL DATA GOING TO 2R1F_CD i.e.
STX5,STX6,STX7,STX8 (assuming no lane-mux)
Selects the ddc stream that is to be routed to jesd 2R1F
instance1 rxd_1
0 : b1_rxc_q/rxc_q_s0
1 : b2_rxc_q/rxc_q_s1
2 : b1_rxd_q/rxd_q_s0
3 : b2_rxd_q/rxd_q_s1
4 : b1_rxa_q/rxa_q_s0
5 : b2_rxa_q/rxa_q_s1
6 : b1_rxb_q/rxb_q_s0
7 : b2_rxb_q/rxb_q_s1
Using LATTE to configure this register is recommended.
To Next Page
Loading...
Need help?
General
