Texas Instruments AFE79 Series - 2.4.113 Register 90 h (offset = 90 h) [reset = 0 h]; 2.4.114 Register 91 h (offset = 91 h) [reset = 0 h]; 2.4.115 Register 92 h (offset = 92 h) [reset = 0 h]

www.ti.com DAC JESD Register Map
303
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-345. Register 8F Field Descriptions
Bit Field Type Reset Description
7-0
LANE3_F_COUNT
ER_ANY_LANE_R
EADY[15:8]
R 0h
JESDB: Measured rbd_counter value when lane3/7 is ready
JESDC: Measured rbd_counter value when lane3/7 is ready
2.4.113 Register 90h (offset = 90h) [reset = 0h]
Figure 2-342. Register 90h
7 6 5 4 3 2 1 0
LANE0_F_COUNTER_ALL_LANES_READY[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-346. Register 90 Field Descriptions
Bit Field Type Reset Description
7-0
LANE0_F_COUNT
ER_ALL_LANES_
READY[7:0]
R 0h
JESDB: Measured rbd_counter value when all enabled lanes
are ready
JESDC: Measured rbd_counter value when all enabled lanes
are ready
2.4.114 Register 91h (offset = 91h) [reset = 0h]
Figure 2-343. Register 91h
7 6 5 4 3 2 1 0
LANE0_F_COUNTER_ALL_LANES_READY[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-347. Register 91 Field Descriptions
Bit Field Type Reset Description
7-0
LANE0_F_COUNT
ER_ALL_LANES_
READY[15:8]
R 0h
JESDB: Measured rbd_counter value when all enabled lanes
are ready
JESDC: Measured rbd_counter value when all enabled lanes
are ready
2.4.115 Register 92h (offset = 92h) [reset = 0h]
Figure 2-344. Register 92h
7 6 5 4 3 2 1 0
LANE1_F_COUNTER_ALL_LANES_READY[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-348. Register 92 Field Descriptions
Bit Field Type Reset Description
7-0
LANE1_F_COUNT
ER_ALL_LANES_
READY[7:0]
R 0h
JESDB: Measured rbd_counter value when all enabled lanes
are ready
JESDC: Measured rbd_counter value when all enabled lanes
are ready