Texas Instruments AFE79 Series - 2.16.592 Register 1094 h (offset = 1094 h) [reset = 0 h]; 2.16.593 Register 1095 h (offset = 1095 h) [reset = 2 h]; 2.16.594 Register 1098 h (offset = 1098 h) [reset = 0 h]

www.ti.com IO Wrap Register Map
1195
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.592 Register 1094h (offset = 1094h) [reset = 0h]
Figure 2-2855. Register 1094h
7 6 5 4 3 2 1 0
POL_INTPO_R
XC_PKDET_2
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2871. Register 1094 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXC
_PKDET_2
R/W 0h
polarity control for intpo_rxc_pkdet_2. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.593 Register 1095h (offset = 1095h) [reset = 2h]
Figure 2-2856. Register 1095h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PO_RXC_PKD
ET_2
OVR_INTPO_R
XC_PKDET_2
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2872. Register 1095 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPO_
RXC_PKDET_2
R/W 1h
control to select whether the input function intpo_rxc_pkdet_2
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPO_RXC
_PKDET_2
R/W 0h
override value for intpo_rxc_pkdet_2 when
ovr_sel_intpo_rxc_pkdet_2 is made high
2.16.594 Register 1098h (offset = 1098h) [reset = 0h]
Figure 2-2857. Register 1098h
7 6 5 4 3 2 1 0
POL_INTPO_R
XC_PKDET_3
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2873. Register 1098 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXC
_PKDET_3
R/W 0h
polarity control for intpo_rxc_pkdet_3. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal