DAC JESD Register Map
www.ti.com
262
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-235. Register 21 Field Descriptions
Bit Field Type Reset Description
2-0 SYSREF_MODE R/W 1h
Determines how sysref is used in the JESD synchronizing
block.
0 : Dont use sysref pulses
1 : Use all sysref pulses
2 : Dont use sysref pulses
3 : Skip one sysref pulse then use only the next one
4 : Skip one sysref pulse then use all pulses
5 : skip two sysrefs and then use one
6 : skip two sysrefs and then use all
2.4.3 Register 22h (offset = 22h) [reset = 45h]
Figure 2-232. Register 22h
7 6 5 4 3 2 1 0
LINK0_JESD_SAMPLE_MODE LINK0_JESD_MODE
R/W-1h R/W-5h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-236. Register 22 Field Descriptions
Bit Field Type Reset Description
7-6
LINK0_JESD_SAM
PLE_MODE
R/W 1h
Defines the number of parallel samples to be given out in
duc_clk to tx_top from lanes[0:1]/[4:5]
0 : DB,S=1
1 : SB,S=1
2 : SB,S=2
3 : SB,S=4
To Next Page
Loading...
