EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.3.49 Register 58 h (offset = 58 h) [reset = 0 h]; 2.3.50 Register 59 h (offset = 59 h) [reset = 0 h]

Texas Instruments AFE79 Series
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
JESD_SUBCHIP Register Map
189
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.3.49 Register 58h (offset = 58h) [reset = 0h]
Figure 2-90. Register 58h
7 6 5 4 3 2 1 0
ADC_JESD_SY
NC_N5_SPI_V
AL
ADC_JESD_SY
NC_N4_SPI_V
AL
ADC_JESD_SY
NC_N3_SPI_V
AL
ADC_JESD_SY
NC_N2_SPI_V
AL
ADC_JESD_SY
NC_N1_SPI_V
AL
ADC_JESD_SY
NC_N0_SPI_V
AL
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-93. Register 58 Field Descriptions
Bit Field Type Reset Description
5-5
ADC_JESD_SYNC
_N5_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N5_SPI_OVR is 1.
4-4
ADC_JESD_SYNC
_N4_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N4_SPI_OVR is 1.
3-3
ADC_JESD_SYNC
_N3_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N3_SPI_OVR is 1.
2-2
ADC_JESD_SYNC
_N2_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N2_SPI_OVR is 1.
1-1
ADC_JESD_SYNC
_N1_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N1_SPI_OVR is 1.
0-0
ADC_JESD_SYNC
_N0_SPI_VAL
R/W 0h
SPI value to override the sync_n[5]. Has effect only when
ADC_JESD_SYNC_N0_SPI_OVR is 1.
2.3.50 Register 59h (offset = 59h) [reset = 0h]
Figure 2-91. Register 59h
7 6 5 4 3 2 1 0
ADC_JESD_SY
NC_N5_SPI_O
VR
ADC_JESD_SY
NC_N4_SPI_O
VR
ADC_JESD_SY
NC_N3_SPI_O
VR
ADC_JESD_SY
NC_N2_SPI_O
VR
ADC_JESD_SY
NC_N1_SPI_O
VR
ADC_JESD_SY
NC_N0_SPI_O
VR
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-94. Register 59 Field Descriptions
Bit Field Type Reset Description
5-5
ADC_JESD_SYNC
_N5_SPI_OVR
R/W 0h
Determines whether to override the sync_n[5] with spi.
0 : No override.
1: override
4-4
ADC_JESD_SYNC
_N4_SPI_OVR
R/W 0h
Determines whether to override the sync_n[4] with spi.
0 : No override.
1: override
3-3
ADC_JESD_SYNC
_N3_SPI_OVR
R/W 0h
Determines whether to override the sync_n[3] with spi.
0 : No override.
1: override
2-2
ADC_JESD_SYNC
_N2_SPI_OVR
R/W 0h
Determines whether to override the sync_n[2] with spi.
0 : No override.
1: override
1-1
ADC_JESD_SYNC
_N1_SPI_OVR
R/W 0h
Determines whether to override the sync_n[1] with spi.
0 : No override.
1: override
0-0
ADC_JESD_SYNC
_N0_SPI_OVR
R/W 0h
Determines whether to override the sync_n[0] with spi.
0 : No override.
1: override

Table of Contents

Related product manuals