www.ti.com
ADC JESD Register Map
431
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-633. Register BE Field Descriptions
Bit Field Type Reset Description
7-5 0 R/W 0h Must read or write 0
4-0 LID2 R/W 2h
JESD link config for STX3/7
min : 2
2.5.133 Register BFh (offset = BFh) [reset = 3h]
Figure 2-629. Register BFh
7 6 5 4 3 2 1 0
0 0 0 LID3
R/W-0h R/W-0h R/W-0h R/W-3h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-634. Register BF Field Descriptions
Bit Field Type Reset Description
7-5 0 R/W 0h Must read or write 0
4-0 LID3 R/W 3h
JESD link config for STX4/8
min : 3
2.5.134 Register C0h (offset = C0h) [reset = 22h]
Figure 2-630. Register C0h
7 6 5 4 3 2 1 0
LINK1_SYNC_FIFO_S2_TO_S1
_OFFSET
LINK1_SYNC_FIFO_S1_TO_S2
_OFFSET
LINK0_SYNC_FIFO_S2_TO_S1
_OFFSET
LINK0_SYNC_FIFO_S1_TO_S2
_OFFSET
R/W-0h R/W-2h R/W-0h R/W-2h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-635. Register C0 Field Descriptions
Bit Field Type Reset Description
7-6
LINK1_SYNC_FIF
O_S2_TO_S1_OF
FSET
R/W 0h To modify s=2 to s=1 transfer sync fifo offset of STX2/6
5-4
LINK1_SYNC_FIF
O_S1_TO_S2_OF
FSET
R/W 2h To modify s=1 to s=2 transfer sync fifo offset of STX2/6
3-2
LINK0_SYNC_FIF
O_S2_TO_S1_OF
FSET
R/W 0h To modify s=2 to s=1 transfer sync fifo offset of STX1/5
1-0
LINK0_SYNC_FIF
O_S1_TO_S2_OF
FSET
R/W 2h To modify s=1 to s=2 transfer sync fifo offset of STX1/5
2.5.135 Register C1h (offset = C1h) [reset = 2h]
Figure 2-631. Register C1h
7 6 5 4 3 2 1 0
0 0 0 0 LINK2_SYNC_FIFO_S2_TO_S1
_OFFSET
LINK2_SYNC_FIFO_S1_TO_S2
_OFFSET
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-2h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset