IO Wrap Register Map
www.ti.com
1180
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.547 Register A24h (offset = A24h) [reset = 0h]
Figure 2-2810. Register A24h
7 6 5 4 3 2 1 0
SEL_INTPI_FB_NCOSEL_2 POL_INTPI_FB
_NCOSEL_2
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2826. Register A24 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_FB_N
COSEL_2
R/W 0h
select control for intpi_fb_ncosel_2. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_FB_N
COSEL_2
R/W 0h
polarity control for intpi_fb_ncosel_2. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
2.16.548 Register A25h (offset = A25h) [reset = 2h]
Figure 2-2811. Register A25h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_FB_NCOSE
L_2
OVR_INTPI_FB
_NCOSEL_2
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2827. Register A25 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
FB_NCOSEL_2
R/W 1h
control to select whether the input function intpi_fb_ncosel_2
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPI_FB_N
COSEL_2
R/W 0h override value for ovr_sel_intpi_fb_ncosel_2 is made high
2.16.549 Register A28h (offset = A28h) [reset = 0h]
Figure 2-2812. Register A28h
7 6 5 4 3 2 1 0
SEL_INTPI_FB_NCOSEL_3 POL_INTPI_FB
_NCOSEL_3
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2828. Register A28 Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_FB_N
COSEL_3
R/W 0h
select control for intpi_fb_ncosel_3. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_FB_N
COSEL_3
R/W 0h
polarity control for intpi_fb_ncosel_3. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
To Next Page
Loading...
Need help?
General
