Texas Instruments AFE79 Series - 2.16.391 Register 52 Ch (offset = 52 Ch) [reset = 1 h]; 2.16.392 Register 52 Fh (offset = 52 Fh) [reset = 0 h]; 2.16.393 Register 530 h (offset = 530 h) [reset = 1 h]

www.ti.com IO Wrap Register Map
1127
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.391 Register 52Ch (offset = 52Ch) [reset = 1h]
Figure 2-2654. Register 52Ch
7 6 5 4 3 2 1 0
reserved reserved BUF_DIR_CTRL_GPIO_75
R/W-0h R/W-0h R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2670. Register 52C Field Descriptions
Bit Field Type Reset Description
7-5 reserved R/W 0h
4-2 reserved R/W 0h
1-0
BUF_DIR_CTRL_G
PIO_75
R/W 1h
Controls the direction of GPIO
0 both input and output are not selected.. can be used for
analog
1 input mode
2 output mode
3 shouldnt be used
2.16.392 Register 52Fh (offset = 52Fh) [reset = 0h]
Figure 2-2655. Register 52Fh
7 6 5 4 3 2 1 0
ACTIV_BIR_DIR_CTRL_GPIO_75 reserved
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2671. Register 52F Field Descriptions
Bit Field Type Reset Description
3-1
ACTIV_BIR_DIR_C
TRL_GPIO_75
R/W 0h
Control to indicate whether the GPIO_75 needs dynamic
ouptu t enabling.
0 to 3 --> Static direction
4 --> Use the IO for 3 pin SPI B2 SDIO.
5 --> Use the IO for 4 pin SPI B2 SDO
6 --> Use the IO for 3 pin SPI B1 SDIO.
7 --> use the IO for 4 pin SPI B1 SDO.
0-0 reserved R/W 0h
2.16.393 Register 530h (offset = 530h) [reset = 1h]
Figure 2-2656. Register 530h
7 6 5 4 3 2 1 0
reserved reserved BUF_DIR_CTRL_GPIO_76
R/W-0h R/W-0h R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2672. Register 530 Field Descriptions
Bit Field Type Reset Description
7-5 reserved R/W 0h
4-2 reserved R/W 0h