www.ti.com
SERDES Register Map
521
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.6.170 Register 7032h (offset = 7032h) [reset = 0h]
Figure 2-884. Register 7032h
7 6 5 4 3 2 1 0
ROM_BIST_OUT_MSB[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-890. Register 7032 Field Descriptions
Bit Field Type Reset Description
7-0
ROM_BIST_OUT_
MSB[7:0]
R 0h ROM BIST test result (MSB) bits 31:16.
2.6.171 Register 7033h (offset = 7033h) [reset = 0h]
Figure 2-885. Register 7033h
7 6 5 4 3 2 1 0
ROM_BIST_OUT_MSB[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-891. Register 7033 Field Descriptions
Bit Field Type Reset Description
7-0
ROM_BIST_OUT_
MSB[15:8]
R 0h ROM BIST test result (MSB) bits 31:16.
2.6.172 Register 7034h (offset = 7034h) [reset = 0h]
Figure 2-886. Register 7034h
7 6 5 4 3 2 1 0
ROM_BIST_OUT_LSB[7:0]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-892. Register 7034 Field Descriptions
Bit Field Type Reset Description
7-0
ROM_BIST_OUT_
LSB[7:0]
R 0h ROM BIST test result (MSB) bits 15:0.
2.6.173 Register 7035h (offset = 7035h) [reset = 0h]
Figure 2-887. Register 7035h
7 6 5 4 3 2 1 0
ROM_BIST_OUT_LSB[15:8]
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset