EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.3.107 Register B7 h (offset = B7 h) [reset = 0 h]; 2.3.108 Register BCh (offset = BCh) [reset = E4 h]

Texas Instruments AFE79 Series
1268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
JESD_SUBCHIP Register Map
www.ti.com
216
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-150. Register B6 Field Descriptions (continued)
Bit Field Type Reset Description
4-4
TDD_FB_ON_A_2
R1F_CD_MASK
R/W 0h
Used to derive TDD switching signal the decides RX/FB data
going on the lanes, for 2R1F_CD instance
If the fb data has fbab information then set the register to 1
0 : mask
1 : fb_on_a
3-3
TDD_RX_ON_D_2
R1F_CD_MASK
R/W 0h
Used to derive TDD switching signal the decides RX/FB data
going on the lanes, for 2R1F_CD instance
If the rx data has rxd information then set the register to 1
0 : mask
1 : rx_on_d
2-2
TDD_RX_ON_C_2
R1F_CD_MASK
R/W 1h
Used to derive TDD switching signal the decides RX/FB data
going on the lanes, for 2R1F_CD instance
If the rx data has rxc information then set the register to 1
0 : mask
1 : rx_on_c
1-1
TDD_RX_ON_B_2
R1F_CD_MASK
R/W 0h
Used to derive TDD switching signal the decides RX/FB data
going on the lanes, for 2R1F_CD instance
If the rx data has rxb information then set the register to 1
0 : mask
1 : rx_on_b
0-0
TDD_RX_ON_A_2
R1F_CD_MASK
R/W 0h
Used to derive TDD switching signal the decides RX/FB data
going on the lanes, for 2R1F_CD instance
If the rx data has rxa information then set the register to 1
0 : mask
1 : rx_on_a
2.3.107 Register B7h (offset = B7h) [reset = 0h]
Figure 2-148. Register B7h
7 6 5 4 3 2 1 0
TDD_FB_DYN_
SWITCH_PRIO
RITYSWAP_2R
1F_CD
TDD_RX_PRIO
RITY_DIS_2R1
F_CD
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-151. Register B7 Field Descriptions
Bit Field Type Reset Description
2-2
TDD_FB_DYN_SW
ITCH_PRIORITYS
WAP_2R1F_CD
R/W 0h
by default, to 2R1F1, fb_dyn_switch from fb_on_ab has higher
prirority over fb_on_cd. Set this bit to swap the priority
0 : fb_on_cd
1 : fb_on_ab
0-0
TDD_RX_PRIORIT
Y_DIS_2R1F_CD
R/W 0h
by default, rx_on_cd has higher prirority over fb_on_cd. Set
this bit to swap the priority
0 : rx_on signals used for TDD
1 : fb_on signals used for TDD
2.3.108 Register BCh (offset = BCh) [reset = E4h]
Figure 2-149. Register BCh
7 6 5 4 3 2 1 0
TDD_TX_ON_D_2T_AB_MUX_S
EL
TDD_TX_ON_C_2T_AB_MUX_S
EL
TDD_TX_ON_B_2T_AB_MUX_S
EL
TDD_TX_ON_A_2T_AB_MUX_S
EL
R/W-3h R/W-2h R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table of Contents

Related product manuals