Texas Instruments AFE79 Series - 2.5.144 Register D0 h (offset = D0 h) [reset = 55 h]; 2.5.145 Register D1 h (offset = D1 h) [reset = 55 h]; 2.5.146 Register D2 h (offset = D2 h) [reset = 0 h]; 2.5.147 Register D4 h (offset = D4 h) [reset = 0 h]

www.ti.com ADC JESD Register Map
435
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.5.144 Register D0h (offset = D0h) [reset = 55h]
Figure 2-640. Register D0h
7 6 5 4 3 2 1 0
INIT_PRBS_SEED[7:0]
R/W-55h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-645. Register D0 Field Descriptions
Bit Field Type Reset Description
7-0
INIT_PRBS_SEED[
7:0]
R/W 55h
JESD-C
This value is used as inital seed value of PRBS17, which
genrates Fill bits in jesd-c 80b mode
2.5.145 Register D1h (offset = D1h) [reset = 55h]
Figure 2-641. Register D1h
7 6 5 4 3 2 1 0
INIT_PRBS_SEED[15:8]
R/W-55h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-646. Register D1 Field Descriptions
Bit Field Type Reset Description
7-0
INIT_PRBS_SEED[
15:8]
R/W 55h
JESD-C
This value is used as inital seed value of PRBS17, which
genrates Fill bits in jesd-c 80b mode
2.5.146 Register D2h (offset = D2h) [reset = 0h]
Figure 2-642. Register D2h
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 INIT_PRBS_SE
ED[16]
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-647. Register D2 Field Descriptions
Bit Field Type Reset Description
7-1 0 R/W 0h Must read or write 0
0-0
INIT_PRBS_SEED[
16]
R/W 0h
JESD-C
This value is used as inital seed value of PRBS17, which
genrates Fill bits in jesd-c 80b mode
2.5.147 Register D4h (offset = D4h) [reset = 0h]
Figure 2-643. Register D4h
7 6 5 4 3 2 1 0
SCR_64B_INITVAL[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset