www.ti.com
SERDES Register Map
471
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-732. Register 4010 Field Descriptions
Bit Field Type Reset Description
7-7 DFE_INIT_2[0] R/W 0h The initialization value2 for DFE in in S7.6 format
6-0 DFE_INIT_3 R/W 8h The initialization value3 for DFE in in S7.6 format
2.6.13 Register 4011h (offset = 4011h) [reset = 20h]
Figure 2-727. Register 4011h
7 6 5 4 3 2 1 0
DFE_INIT_2[6:1]
R/W-20h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-733. Register 4011 Field Descriptions
Bit Field Type Reset Description
5-0 DFE_INIT_2[6:1] R/W 20h The initialization value2 for DFE in in S7.6 format
2.6.14 Register 4012h (offset = 4012h) [reset = 18h]
Figure 2-728. Register 4012h
7 6 5 4 3 2 1 0
DFE_INIT_4
R/W-18h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-734. Register 4012 Field Descriptions
Bit Field Type Reset Description
6-0 DFE_INIT_4 R/W 18h The initialization value4 for DFE in value in S7.6 format
2.6.15 Register 4015h (offset = 4015h) [reset = 40h]
Figure 2-729. Register 4015h
7 6 5 4 3 2 1 0
MU_MARGIN
R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-735. Register 4015 Field Descriptions
Bit Field Type Reset Description
7-6 MU_MARGIN R/W 1h Controls DFE loop's MU adaptation rate.
2.6.16 Register 4016h (offset = 4016h) [reset = 15h]
Figure 2-730. Register 4016h
7 6 5 4 3 2 1 0
HF_CNTR_THRESH
R/W-15h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset