EasyManua.ls Logo

Texas Instruments AFE79 Series - 2.13.162 Register 4 B4 h (offset = 4 B4 h) [reset = 2 h]; 2.13.163 Register 4 B5 h (offset = 4 B5 h) [reset = 0 h]; 2.13.164 Register 4 B6 h (offset = 4 B6 h) [reset = 1 h]

Texas Instruments AFE79 Series
1268 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
www.ti.com
RX Top Register Map
761
SBAU337May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-1586. Register 4B3 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_PIN_4_S
ELECT_BITS[15:8]
R/W 10h
Each bit corresponds to one particular detector which should
be used for peak detector 4
Bit 14 --> Dig OVR Bit 13 -> Reserved Bit 12 --> Reserved Bit
11 --> LNARF det Bit 10 --> Reserved Bit 9 --> Reserved Bit 8
--> reserved Bit 7 --> Dig bigstep attack Bit 6 --> Dig small
step attack Bit 5 --> Bigstep decay Bit 4 --> Small step decay
Bit 3 --> Dig pwr attack Bit 2 --> Dig pwr decay Bit 1 -->
Absolute reliability Bit 0 --> Relative reliability
2.13.162 Register 4B4h (offset = 4B4h) [reset = 2h]
Figure 2-1574. Register 4B4h
7 6 5 4 3 2 1 0
RX_AGC_GAIN_CHG_PULSE_EXPN_COUNT[7:0]
R/W-2h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1587. Register 4B4 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_GAIN_C
HG_PULSE_EXPN
_COUNT[7:0]
R/W 2h
Number of clock cycles (in terms of Fs/8) by which a high(one)
should be extended before being sent on the pins for gain
change indication pin.
2.13.163 Register 4B5h (offset = 4B5h) [reset = 0h]
Figure 2-1575. Register 4B5h
7 6 5 4 3 2 1 0
RX_AGC_GAIN_CHG_PULSE_EXPN_COUNT[11:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1588. Register 4B5 Field Descriptions
Bit Field Type Reset Description
3-0
RX_AGC_GAIN_C
HG_PULSE_EXPN
_COUNT[11:8]
R/W 0h
Number of clock cycles (in terms of Fs/8) by which a high(one)
should be extended before being sent on the pins for gain
change indication pin.
2.13.164 Register 4B6h (offset = 4B6h) [reset = 1h]
Figure 2-1576. Register 4B6h
7 6 5 4 3 2 1 0
RX_AGC_PULSE_EXPANSION_COUNT[7:0]
R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1589. Register 4B6 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_PULSE_
EXPANSION_COU
NT[7:0]
R/W 1h
Number of clock cycles (in terms of Fs/8) by which a high(one)
should be extended before being sent on the pins.

Table of Contents

Related product manuals