RX Top Register Map
www.ti.com
816
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.354 Register 576h (offset = 576h) [reset = 0h]
Figure 2-1766. Register 576h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE29[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1779. Register 576 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND0_
LNA_PHASE29[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 29 in case of External
LNA Control , Phase for DVGA Index 29 in case of External
DVGA control
2.13.355 Register 577h (offset = 577h) [reset = 0h]
Figure 2-1767. Register 577h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
29[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1780. Register 577 Field Descriptions
Bit Field Type Reset Description
1-0
RX_AGC_BAND0_
LNA_PHASE29[9:8
]
R/W 0h
LNA Phase for Band0 for temp index 29 in case of External
LNA Control , Phase for DVGA Index 29 in case of External
DVGA control
2.13.356 Register 578h (offset = 578h) [reset = 0h]
Figure 2-1768. Register 578h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE30[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1781. Register 578 Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_BAND0_
LNA_PHASE30[7:0
]
R/W 0h
LNA Phase for Band0 for temp index 30 in case of External
LNA Control , Phase for DVGA Index 30 in case of External
DVGA control
2.13.357 Register 579h (offset = 579h) [reset = 0h]
Figure 2-1769. Register 579h
7 6 5 4 3 2 1 0
RX_AGC_BAND0_LNA_PHASE
30[9:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset