www.ti.com
JESD_SUBCHIP Register Map
211
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.3.94 Register A8h (offset = A8h) [reset = 10h]
Figure 2-135. Register A8h
7 6 5 4 3 2 1 0
FB_CLK_DIV_VAL_ACC_THRESH
R/W-10h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-138. Register A8 Field Descriptions
Bit Field Type Reset Description
5-0
FB_CLK_DIV_VAL
_ACC_THRESH
R/W 10h Accumulator threshold, while running dithered mode
2.3.95 Register A9h (offset = A9h) [reset = ABh]
Figure 2-136. Register A9h
7 6 5 4 3 2 1 0
FB_CLK_LFSR_SEED_VAL[7:0]
R/W-ABh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-139. Register A9 Field Descriptions
Bit Field Type Reset Description
7-0
FB_CLK_LFSR_SE
ED_VAL[7:0]
R/W ABh
lfsr seed value. Need to be used along with
'fb_clk_lfsr_seed_load' register
2.3.96 Register AAh (offset = AAh) [reset = CDh]
Figure 2-137. Register AAh
7 6 5 4 3 2 1 0
FB_CLK_LFSR_SEED_VAL[15:8]
R/W-CDh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-140. Register AA Field Descriptions
Bit Field Type Reset Description
7-0
FB_CLK_LFSR_SE
ED_VAL[15:8]
R/W CDh
lfsr seed value. Need to be used along with
'fb_clk_lfsr_seed_load' register
2.3.97 Register ABh (offset = ABh) [reset = EFh]
Figure 2-138. Register ABh
7 6 5 4 3 2 1 0
FB_CLK_LFSR_SEED_VAL[23:16]
R/W-EFh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset