www.ti.com
DAC JESD Register Map
317
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.4.145 Register B9h (offset = B9h) [reset = 0h]
Figure 2-374. Register B9h
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT0[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-378. Register B9 Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT0[15:8]
R/W 0h short test pattern input
2.4.146 Register BAh (offset = BAh) [reset = 0h]
Figure 2-375. Register BAh
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT1[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-379. Register BA Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT1[7:0]
R/W 0h short test pattern input
2.4.147 Register BBh (offset = BBh) [reset = 0h]
Figure 2-376. Register BBh
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT1[15:8]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-380. Register BB Field Descriptions
Bit Field Type Reset Description
7-0
JESD_SHORTTES
T_INPUT1[15:8]
R/W 0h short test pattern input
2.4.148 Register BCh (offset = BCh) [reset = 0h]
Figure 2-377. Register BCh
7 6 5 4 3 2 1 0
JESD_SHORTTEST_INPUT2[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset