Texas Instruments AFE79 Series - 2.13.465 Register 710 h (offset = 710 h) [reset = 0 h]; 2.13.466 Register 711 h (offset = 711 h) [reset = 0 h]; 2.13.467 Register 740 h (offset = 740 h) [reset = 1 h]

RX Top Register Map www.ti.com
850
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-1889. Register 6D6 Field Descriptions
Bit Field Type Reset Description
5-1
RX_ALC_DEC_SHI
FT_FORCE_VAL
R/W 0h
Applicable only in floating point format
Signed Number in the range of [-7 11]. Can be used for data
saturation for the higher gains.
This should not be smaller than ceil(log2(10 power
(TotalGainRange/20)))-(2 power NBitsExp-1)
0-0
RX_ALC_DEC_SHI
FT_FORCE
R/W 0h
Applicable only in floating point format
0:Use automatically calculated DecShift:
1:Force the Decshift to DecShiftForceVal:
2.13.465 Register 710h (offset = 710h) [reset = 0h]
Figure 2-1877. Register 710h
7 6 5 4 3 2 1 0
RX_DDC_PROG_DELAY
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1890. Register 710 Field Descriptions
Bit Field Type Reset Description
4-0
RX_DDC_PROG_
DELAY
R/W 0h
Programmable delay in ADC clock cycles. Valid range 0
through 31
2.13.466 Register 711h (offset = 711h) [reset = 0h]
Figure 2-1878. Register 711h
7 6 5 4 3 2 1 0
RX_DDC_PRO
G_DELAY_BY
PASS
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1891. Register 711 Field Descriptions
Bit Field Type Reset Description
0-0
RX_DDC_PROG_
DELAY_BYPASS
R/W 0h Bypass the programmable delay block.
2.13.467 Register 740h (offset = 740h) [reset = 1h]
Figure 2-1879. Register 740h
7 6 5 4 3 2 1 0
RX_DDC_ROO
T_CLOCK_GA
TE
R/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset