Texas Instruments AFE79 Series - 2.10.6 Register 8 Dh (offset = 8 Dh) [reset = 0 h]; 2.10.7 Register 8 Eh (offset = 8 Eh) [reset = 0 h]; 2.10.8 Register 90 h (offset = 90 h) [reset = 0 h]; 2.10.9 Register D0 h (offset = D0 h) [reset = 3 h]

DSA Page 1 Register Map www.ti.com
596
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.10.6 Register 8Dh (offset = 8Dh) [reset = 0h]
Figure 2-1112. Register 8Dh
7 6 5 4 3 2 1 0
LNA_BYP_SETTING_2_FB
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1122. Register 8D Field Descriptions
Bit Field Type Reset Description
1-0
LNA_BYP_SETTIN
G_2_FB
R/W 0h FB LNA bypass setting for swap select of 10
2.10.7 Register 8Eh (offset = 8Eh) [reset = 0h]
Figure 2-1113. Register 8Eh
7 6 5 4 3 2 1 0
LNA_BYP_SETTING_3_FB
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1123. Register 8E Field Descriptions
Bit Field Type Reset Description
1-0
LNA_BYP_SETTIN
G_3_FB
R/W 0h FB LNA bypass setting for swap select of 11.
2.10.8 Register 90h (offset = 90h) [reset = 0h]
Figure 2-1114. Register 90h
7 6 5 4 3 2 1 0
SWAP_PIN_G
ATE_FB
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1124. Register 90 Field Descriptions
Bit Field Type Reset Description
0-0
SWAP_PIN_GATE
_FB
R/W 0h Gate of the swap pins going to fb.
2.10.9 Register D0h (offset = D0h) [reset = 3h]
Figure 2-1115. Register D0h
7 6 5 4 3 2 1 0
GAIN_CTRL
R/W-3h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset