SERDES Register Map
www.ti.com
522
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-893. Register 7035 Field Descriptions
Bit Field Type Reset Description
7-0
ROM_BIST_OUT_
LSB[15:8]
R 0h ROM BIST test result (MSB) bits 15:0.
2.6.174 Register 7037h (offset = 7037h) [reset = 0h]
Figure 2-888. Register 7037h
7 6 5 4 3 2 1 0
SIG_DET_LAN
E0_OW_EN
SIG_DET_LAN
E0_OW_VAL
SIG_DET_LAN
E1_OW_EN
SIG_DET_LAN
E1_OW_VAL
SIG_DET_LAN
E2_OW_EN
SIG_DET_LAN
E2_OW_VAL
SIG_DET_LAN
E3_OW_EN
SIG_DET_LAN
E3_OW_VAL
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-894. Register 7037 Field Descriptions
Bit Field Type Reset Description
7-7
SIG_DET_LANE0_
OW_EN
R/W 0h Enable lane 0 signal detect overwrite.
6-6
SIG_DET_LANE0_
OW_VAL
R/W 0h Lane 0 signal detect overwrite.
5-5
SIG_DET_LANE1_
OW_EN
R/W 0h Enable lane 1 signal detect overwrite.
4-4
SIG_DET_LANE1_
OW_VAL
R/W 0h Lane 1 signal detect overwrite.
3-3
SIG_DET_LANE2_
OW_EN
R/W 0h Enable lane 2 signal detect overwrite.
2-2
SIG_DET_LANE2_
OW_VAL
R/W 0h Lane 2 signal detect overwrite.
1-1
SIG_DET_LANE3_
OW_EN
R/W 0h Enable lane 3 signal detect overwrite.
0-0
SIG_DET_LANE3_
OW_VAL
R/W 0h Lane 3 signal detect overwrite.
2.6.175 Register 7E00h (offset = 7E00h) [reset = 0h]
Figure 2-889. Register 7E00h
7 6 5 4 3 2 1 0
FIRMWARE_DATA0[7:0]
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-895. Register 7E00 Field Descriptions
Bit Field Type Reset Description
7-0
FIRMWARE_DATA
0[7:0]
R/W 0h
Firmware word holding register.
When this register is used for eye diagram data, access is
read only and the value depends on the data written to the
register.