RX Top Register Map
www.ti.com
758
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.13.154 Register 4ACh (offset = 4ACh) [reset = 40h]
Figure 2-1566. Register 4ACh
7 6 5 4 3 2 1 0
RX_AGC_PIN_1_SELECT_BITS[7:0]
R/W-40h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1579. Register 4AC Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_PIN_1_S
ELECT_BITS[7:0]
R/W 40h
Each bit corresponds to one particular detector which should
be used for peak detector 1
Bit 14 --> Dig OVR Bit 13 -> Reserved Bit 12 --> Reserved Bit
11 --> LNARF det Bit 10 --> Reserved Bit 9 --> Reserved Bit 8
--> reserved Bit 7 --> Dig bigstep attack Bit 6 --> Dig small
step attack Bit 5 --> Bigstep decay Bit 4 --> Small step decay
Bit 3 --> Dig pwr attack Bit 2 --> Dig pwr decay Bit 1 -->
Absolute reliability Bit 0 --> Relative reliability
2.13.155 Register 4ADh (offset = 4ADh) [reset = 40h]
Figure 2-1567. Register 4ADh
7 6 5 4 3 2 1 0
RX_AGC_PIN_1_SELECT_BITS[15:8]
R/W-40h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-1580. Register 4AD Field Descriptions
Bit Field Type Reset Description
7-0
RX_AGC_PIN_1_S
ELECT_BITS[15:8]
R/W 40h
Each bit corresponds to one particular detector which should
be used for peak detector 1
Bit 14 --> Dig OVR Bit 13 -> Reserved Bit 12 --> Reserved Bit
11 --> LNARF det Bit 10 --> Reserved Bit 9 --> Reserved Bit 8
--> reserved Bit 7 --> Dig bigstep attack Bit 6 --> Dig small
step attack Bit 5 --> Bigstep decay Bit 4 --> Small step decay
Bit 3 --> Dig pwr attack Bit 2 --> Dig pwr decay Bit 1 -->
Absolute reliability Bit 0 --> Relative reliability
2.13.156 Register 4AEh (offset = 4AEh) [reset = 40h]
Figure 2-1568. Register 4AEh
7 6 5 4 3 2 1 0
RX_AGC_PIN_2_SELECT_BITS[7:0]
R/W-40h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
To Next Page
Loading...
