www.ti.com
ADC JESD Register Map
425
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-615. Register A9 Field Descriptions
Bit Field Type Reset Description
7-0 LINK2_ILA_K_M1 R/W 0h
JESD link config for STX 3,4/7,8
Used only when link2_jesd_ila_config_override is 1.
Else K derived from link2_k_m1 reg
2.5.115 Register AAh (offset = AAh) [reset = 0h]
Figure 2-611. Register AAh
7 6 5 4 3 2 1 0
LINK2_ILA_M_M1
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-616. Register AA Field Descriptions
Bit Field Type Reset Description
7-0 LINK2_ILA_M_M1 R/W 0h
JESD link config for STX 3,4/7,8
Used only when link2_jesd_ila_config_override is 1.
Else M derived from LMFS is used.
2.5.116 Register ABh (offset = ABh) [reset = Fh]
Figure 2-612. Register ABh
7 6 5 4 3 2 1 0
LINK2_CS 0 LINK2_ILA_N_M1
R/W-0h R/W-0h R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-617. Register AB Field Descriptions
Bit Field Type Reset Description
7-6 LINK2_CS R/W 0h JESD link config for STX 3,4/7,8
5-5 0 R/W 0h Must read or write 0
4-0 LINK2_ILA_N_M1 R/W Fh
JESD link config for STX 3,4/7,8
Used only when link2_jesd_ila_config_override is 1.
Else N derived from LMFS is used.
2.5.117 Register ACh (offset = ACh) [reset = 2Fh]
Figure 2-613. Register ACh
7 6 5 4 3 2 1 0
LINK2_SUBCLASSV LINK2_ILA_NPRIME_M1
R/W-1h R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-618. Register AC Field Descriptions
Bit Field Type Reset Description
7-5
LINK2_SUBCLASS
V
R/W 1h JESD link config for STX 3,4/7,8
4-0
LINK2_ILA_NPRIM
E_M1
R/W Fh
JESD link config for STX 3,4/7,8
Used only when link2_jesd_ila_config_override is 1.
Else Nprime derived from LMFS is used.