ADC JESD Register Map
www.ti.com
418
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.5.94 Register 92h (offset = 92h) [reset = 0h]
Figure 2-590. Register 92h
7 6 5 4 3 2 1 0
LINK1_ILA_M_M1
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-595. Register 92 Field Descriptions
Bit Field Type Reset Description
7-0 LINK1_ILA_M_M1 R/W 0h
JESD link config for STX2/6
Used only when link1_jesd_ila_config_override is 1.
Else M derived from LMFS is used.
2.5.95 Register 93h (offset = 93h) [reset = Fh]
Figure 2-591. Register 93h
7 6 5 4 3 2 1 0
LINK1_CS 0 LINK1_ILA_N_M1
R/W-0h R/W-0h R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-596. Register 93 Field Descriptions
Bit Field Type Reset Description
7-6 LINK1_CS R/W 0h JESD link config for STX2/6
5-5 0 R/W 0h Must read or write 0
4-0 LINK1_ILA_N_M1 R/W Fh
JESD link config for STX2/6
Used only when link1_jesd_ila_config_override is 1.
Else N derived from LMFS is used.
2.5.96 Register 94h (offset = 94h) [reset = 2Fh]
Figure 2-592. Register 94h
7 6 5 4 3 2 1 0
LINK1_SUBCLASSV LINK1_ILA_NPRIME_M1
R/W-1h R/W-Fh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-597. Register 94 Field Descriptions
Bit Field Type Reset Description
7-5
LINK1_SUBCLASS
V
R/W 1h JESD link config for STX2/6
4-0
LINK1_ILA_NPRIM
E_M1
R/W Fh
JESD link config for STX2/6
Used only when link1_jesd_ila_config_override is 1.
Else Nprime derived from LMFS is used.