www.ti.com
IO Wrap Register Map
1169
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
Table 2-2793. Register 961 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
RXD_AGC_PIN_F
REEZE
R/W 1h
control to select whether the input function
intpi_rxd_agc_pin_freeze needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_RXD_
AGC_PIN_FREEZ
E
R/W 0h
override value for ovr_sel_intpi_rxd_agc_pin_freeze is made
high
2.16.515 Register 9CCh (offset = 9CCh) [reset = 0h]
Figure 2-2778. Register 9CCh
7 6 5 4 3 2 1 0
SEL_INTPI_FBAB_AGC_PIN_F
REEZE
POL_INTPI_FB
AB_AGC_PIN_
FREEZE
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2794. Register 9CC Field Descriptions
Bit Field Type Reset Description
2-1
SEL_INTPI_FBAB_
AGC_PIN_FREEZ
E
R/W 0h
select control for intpi_fbab_agc_pin_freeze. 0 indicates take
from parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
0-0
POL_INTPI_FBAB
_AGC_PIN_FREEZ
E
R/W 0h
polarity control for intpi_fbab_agc_pin_freeze. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.516 Register 9CDh (offset = 9CDh) [reset = 2h]
Figure 2-2779. Register 9CDh
7 6 5 4 3 2 1 0
OVR_SEL_INT
PI_FBAB_AGC
_PIN_FREEZE
OVR_INTPI_FB
AB_AGC_PIN_
FREEZE
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2795. Register 9CD Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPI_
FBAB_AGC_PIN_F
REEZE
R/W 1h
control to select whether the input function
intpi_fbab_agc_pin_freeze needs to be overriden ot not. 1
indicates override.
0-0
OVR_INTPI_FBAB
_AGC_PIN_FREEZ
E
R/W 0h
override value for ovr_sel_intpi_fbab_agc_pin_freeze is made
high