www.ti.com
IO Wrap Register Map
1197
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.598 Register 10A0h (offset = 10A0h) [reset = 0h]
Figure 2-2861. Register 10A0h
7 6 5 4 3 2 1 0
POL_INTPO_R
XD_PKDET_1
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2877. Register 10A0 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXD
_PKDET_1
R/W 0h
polarity control for intpo_rxd_pkdet_1. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.599 Register 10A1h (offset = 10A1h) [reset = 2h]
Figure 2-2862. Register 10A1h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PO_RXD_PKD
ET_1
OVR_INTPO_R
XD_PKDET_1
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2878. Register 10A1 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPO_
RXD_PKDET_1
R/W 1h
control to select whether the input function intpo_rxd_pkdet_1
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPO_RXD
_PKDET_1
R/W 0h
override value for intpo_rxd_pkdet_1 when
ovr_sel_intpo_rxd_pkdet_1 is made high
2.16.600 Register 10A4h (offset = 10A4h) [reset = 0h]
Figure 2-2863. Register 10A4h
7 6 5 4 3 2 1 0
POL_INTPO_R
XD_PKDET_2
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2879. Register 10A4 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXD
_PKDET_2
R/W 0h
polarity control for intpo_rxd_pkdet_2. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal