www.ti.com
IO Wrap Register Map
1193
SBAU337–May 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Serial Interface Register Maps
2.16.586 Register 1088h (offset = 1088h) [reset = 0h]
Figure 2-2849. Register 1088h
7 6 5 4 3 2 1 0
POL_INTPO_R
XB_PKDET_3
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2865. Register 1088 Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXB_
PKDET_3
R/W 0h
polarity control for intpo_rxb_pkdet_3. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
2.16.587 Register 1089h (offset = 1089h) [reset = 2h]
Figure 2-2850. Register 1089h
7 6 5 4 3 2 1 0
OVR_SEL_INT
PO_RXB_PKD
ET_3
OVR_INTPO_R
XB_PKDET_3
R/W-1h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2866. Register 1089 Field Descriptions
Bit Field Type Reset Description
1-1
OVR_SEL_INTPO_
RXB_PKDET_3
R/W 1h
control to select whether the input function intpo_rxb_pkdet_3
needs to be overriden ot not. 1 indicates override.
0-0
OVR_INTPO_RXB
_PKDET_3
R/W 0h
override value for intpo_rxb_pkdet_3 when
ovr_sel_intpo_rxb_pkdet_3 is made high
2.16.588 Register 108Ch (offset = 108Ch) [reset = 0h]
Figure 2-2851. Register 108Ch
7 6 5 4 3 2 1 0
POL_INTPO_R
XC_PKDET_0
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 2-2867. Register 108C Field Descriptions
Bit Field Type Reset Description
0-0
POL_INTPO_RXC
_PKDET_0
R/W 0h
polarity control for intpo_rxc_pkdet_0. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal